Improving Performance and Energy Saving in a Reconfigurable Processor via Accelerating Control Data Flow Graphs
نویسندگان
چکیده
† The author is with the Computing and Communication Center, Kyushu University, Fukuoka, Japan. †† The authors are with the Department of Informatics, Graduate School of Information Science and Electrical Engineering, Kyushu University, Fukuoka, Japan. ††† The author is with the Department of IT and Computer Engineering, Amirkabir University of Technology, Iran. a) Email: [email protected] Improving Performance and Energy Saving in a Reconfigurable Processor via Accelerating Control Data Flow Graphs
منابع مشابه
Accelerating control-flow intensive code in spatial hardware
Designers are increasingly utilizing spatial (e.g. custom and reconfigurable) architectures to improve both efficiency and performance in increasingly heterogeneous systems-onchip. Unfortunately, while such architectures can provide orders of magnitude better efficiency and performance on numeric applications, they exhibit poor performance when implementing sequential, control-flow intensive co...
متن کاملAn Accelerator Based on Single-Flex Quantum Circuits for a High- Performance Reconfigurable Computer
A large-scale reconfigurable data-path (LSRDP) processor based on single-flux quantum circuits has been proposed to overcome the barriers originating from the CMOS technology. LSRDP is integrated to a general purpose processor in a high-performance computing system to accelerate the execution of data flow graphs extracted from scientific applications. The LSRDP micro-architecture design procedu...
متن کاملAn Accelerator Based on Single-Flux Quantum Circuits for a High- Performance Reconfigurable Computer
A large-scale reconfigurable data-path (LSRDP) processor based on single-flux quantum circuits has been proposed to overcome the barriers originating from the CMOS technology. LSRDP is integrated to a general purpose processor in a high-performance computing system to accelerate the execution of data flow graphs extracted from scientific applications. The LSRDP micro-architecture design procedu...
متن کاملA Partitioning Flow for Accelerating Applications in Processor-FPGA Systems
This paper presents a hardware/software partitioning flow for improving performance in systemson-chip comprised by processor and Field Programmable Gate Array. Speedups are achieved by executing critical software parts on the reconfigurable FPGA logic. A generic hybrid system architecture is considered by the methodology. The partitioning flow uses an automated analysis process at the basic-blo...
متن کاملDeveloping an Architecture for a Single-Flux Quantum Based Reconfigurable Accelerator
As a solution to gain high performance computation, a large-scale reconfigurable data-path (LSRDP) processor is introduced in this paper. LSRDP is implemented by virtue of single-flux quantum circuits and integrated to a general purpose processor to accelerate the execution of data flow graphs (DFGs) extracted from scientific applications. Design procedure of the LSRDP and particularly the proc...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- IEICE Transactions
دوره 90-D شماره
صفحات -
تاریخ انتشار 2007